

BIRCH, STEWART, KOLASCH & BIRCH, LLP

INTELLECTUAL PROPERTY LAW

3110 GATEHOUSE ROAD

SUITE 500 EAST

FALLS CHURCH, VA 22042-1210

USA

(703) 205-8000

FAX (703) 205-8050

(703) 696-8590 (G IV)

e-mail: mailroom@bskb.com

web: http://www.bskb.com

CALIFORNIA OFFICE
COSTA MESA, CALIFORNIA

THOMAS S. AUCHTERLONIE

JAMES T. ELLER, JR.

SCOTT L. LOWE

MARK J. NUEL, Ph.D.

D. RICHARD ANDERSON

PAUL C. LEWIS

MARK W. MILSTEAD*

RICHARD J. GALLAGHER

JAYNE W. SAYDAH*

MARYANNE ARMSTRONG, Ph.D.

HYUNG N. SOHN

ALAN PEDERSEN-GILES

KECIA J. REYNOLDS

REG. PATENT AGENTS

FREDERICK R. HANDREN

NAKI HATSUMI

MIKE S. RYU

CRAIG A. McROBBIE

GARTH W. DAHLEN, Ph.D.

ROBERT E. GOOZNER, Ph.D.

MATTHEW J. LATTIG

THOMAS R. WYCKOFF

KRISTIN L. RUPERT, Ph.D.

LARRY J. HUME

ALBERT K. LEE

HRAYR A. SAYADIAN, Ph.D.

EVE L. FRANK, Ph.D.

MATTHEW T. SHANLEY

THOMAS S. AUCHTERLONIE
JAMES T. ELLER, JR.
SCOTT L. LOWE
MARK J. NUEL, Ph.D.
D. RICHARD ANDERSON
PAUL C. LEWIS
MARK W. MILSTEAD*
RICHARD J. GALLAGHER
JAYNE W. SAYDAH*
MARYANNE ARMSTRONG, Ph.D.
HYUNG N. SOHN
ALAN PEDERSEN-GILES
KECIA J. REYNOLDS
REG. PATENT AGENTS
FREDERICK R. HANDREN
NAKI HATSUMI
MIKE S. RYU
CRAIG A. McROBBIE
GARTH W. DAHLEN, Ph.D.
ROBERT E. GOOZNER, Ph.D.
MATTHEW J. LATTIG
THOMAS R. WYCKOFF
KRISTIN L. RUPERT, Ph.D.
LARRY J. HUME
ALBERT K. LEE
HRAYR A. SAYADIAN, Ph.D.
EVE L. FRANK, Ph.D.
MATTHEW T. SHANLEY

OFFICE OF COUNSEL
HERBERT M. BIRCH (1905-1996)
ELLIOT A. GOLDBERG*
WILLIAM L. GATES*
EDWARD H. VALANCE
RUPERT J. BRADY (RET.)*
F. PRINCE BUTLER
FRED S. WHISENHUNT

*ADMITTED TO A BAR OTHER THAN VA

Date: November 8, 2000

Docket No.: 0630-1167P

Assistant Commissioner for Patents

Box PATENT APPLICATION

Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): IMMINK, Kees A. S.

For: METHOD AND APPARATUS FOR CODING INFORMATION, METHOD AND
APPARATUS FOR DECODING INFORMATION, METHOD OF FABRICATING A
RECORDING MEDIUM, THE RECORDING MEDIUM AND MODULATED SIGNAL

Enclosed are:

X A specification consisting of 30 pages

X 24 sheet(s) of Formal drawings

X An assignment of the invention

 Certified copy of Priority Document(s)

X Executed Declaration Original X Photocopy

 A verified statement to establish small entity status under 37
CFR 1.9 and 37 CFR 1.27

 Preliminary Amendment

 Information Disclosure Statement, PTO-1449 and reference(s)

Other _____

The filing fee has been calculated as shown below:

| LARGE ENTITY | | | | SMALL ENTITY | |
|--|-----------|-----------|------------------|--------------|----------------|
| FOR | NO. FILED | NO. EXTRA | RATE FEE | | RATE FEE |
| BASIC FEE | ***** | ***** | ***** | or | **** |
| | ***** | ***** | ***** \$710.00 | | **** \$355.00 |
| | ***** | ***** | ***** | | **** |
| TOTAL CLAIMS | 74 - 20 = | 54 | x18 = \$ 972.00 | or x 9 = \$ | 0.00 |
| INDEPENDENT | 11 - 3 = | 8 | x80 = \$ 640.00 | or x 40 = \$ | 0.00 |
| MULTIPLE DEPENDENT CLAIM PRESENTED <u>no</u> | | | +270 = \$ 0.00 | or | +135 = \$ 0.00 |
| | | | TOTAL \$2,322.00 | | TOTAL \$ 0.00 |

X A check in the amount of \$2,362.00 to cover the filing fee and recording fee (if applicable) is enclosed.

— Please charge Deposit Account No. 02-2448 in the amount of \$_____. A triplicate copy of this transmittal form is enclosed.

— No fee is enclosed.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. 1.16 or under 37 C.F.R. 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By _____

GARY D. YACURA
Reg. No. 35,416
P. O. Box 747
Falls Church, Virginia 22040-0747

(703) 205-8000
GDY/rem

**METHOD AND APPARATUS FOR CODING INFORMATION,
METHOD AND APPARATUS FOR DECODING CODED INFORMATION,
METHOD OF FABRICATING A RECORDING MEDIUM,
THE RECORDING MEDIUM AND MODULATED SIGNAL**

5

FIELD OF THE INVENTION

The present invention relates to coding information, and more particularly, to a method and apparatus for coding information having improved information density. The present invention further relates to producing a modulated signal
10 from the coded information, producing a recording medium from the coded information, and the recording medium itself. The present invention still further relates to a method and apparatus for decoding coded information, and decoding coded information from a modulated signal and/or a recording medium.

15

BACKGROUND OF THE INVENTION

When data is transmitted through a transmission line or recorded onto a recording medium such as a magnetic disc, an optical disc or a magneto-optical disc, the data is modulated into code matching the transmission line or the recording medium prior to the transmission or recording.

20

Run length limited codes, generically designated as (d, k) codes, have been widely and successfully applied in modern magnetic and optical recording systems. Such codes, and means for implementing such codes are described by K. A. Schouhamer Immink in the book entitled "Codes for Mass Data Storage Systems" (ISBN 90-74249-23-X , 1999). Run length limited codes are extensions
25 of earlier non return to zero recording codes, where binary recorded "zeros" are represented by no (magnetic flux) change in the recording medium, while binary "ones" are represented by transitions from one direction of recorded flux to the opposite direction.

30

In a (d, k) code, the above recording rules are maintained with the additional constraints that at least d "zeros" are recorded between successive "ones", and no more than k "zeros" are recorded between successive "ones". The

first constraint arises to obviate intersymbol interference occurring because of pulse crowding of the reproduced transitions when a series of "ones" are contiguously recorded. The second constraint arises to ensure recovering a clock from the reproduced data by "locking" a phase locked loop to the reproduced transitions. If there is too long an unbroken string of contiguous "zeros" with no interspersed "ones", the clock regenerating phase-locked-loop will fall out of synchronism. In, for example, a (1,7) code there is at least one "zero" between recorded "ones", and there are no more than seven recorded contiguous "zeros" between recorded "ones".

The series of encoded bits is converted, via a modulo-2 integration operation, to a corresponding modulated signal formed by bit cells having a high or low signal value. A "one" bit is represented in the modulated signal by a change from a high to a low signal value or vice versa, and a "zero" bit is represented by the lack of change in the modulated signal.

The information conveying efficiency of such codes is typically expressed as a rate, which is the quotient of the number of bits (m) in the information word to the number of bits (n) in the code word (i.e., m/n). The theoretical maximum rate of a code, given values of d and k, is called the Shannon capacity. FIGURE 1 tabulates the Shannon capacity $C(d,k)$ for $d=1$ versus k. As shown, for a (1,7) code, the Shannon capacity, $C(1,7)$, has a value of 0.67929. This means that a (1,7) code cannot have a rate larger than 0.67929. The practical implementation of codes requires that the rate be a rational fraction, and to date the above (1,7) code has a rate $2/3$. This rate of $2/3$ is slightly less than the Shannon capacity of 0.67929, and the code is therefore a highly efficient one. To achieve the $2/3$ rate, 2 unconstrained data bits are mapped into 3 constrained encoded bits.

(1,7) codes having a rate of $2/3$ and means for implementing associated encoders and decoders are known in the art. U.S. Patent No. 4,413,251 entitled "Method and Apparatus for Generating A Noiseless Sliding Block Code for a (1,7) Channel with Rate $2/3$ ", issued in the names of Adler et al., discloses an encoder which is a finite-state machine having 5 internal states. U.S. Patent No. 4,488,142

entitled "Apparatus for Encoding Unconstrained Data onto a (1,7) Format with Rate 2/3", issued in the name of Franaszek discloses an encoder having 8 internal states.

- However, a demand exists for even more efficient codes so that, for example, the information density on a recording medium or over a transmission line can be increased.

SUMMARY OF THE INVENTION

- In the converting method and apparatus according to the present invention, m-bit information words are converted into n-bit code words at a rate greater than 2/3. Consequently, the same amount of information can be recorded in less space, and information density increased.

- In the present invention, n-bit code words are divided into a first type and a second type, and into coding states of a first kind and a second kind such that an m-bit information word is converted into an n-bit code word of the first or second kind if the previous m-bit information word was converted into an n-bit code word of the first type and is converted into an n-bit code word of the first kind if the previous m-bit information word was converted into an n-bit code word of the second type. In one embodiment, n-bit code words of the first type end in zero, n-bit code words of the second type end in one, n-bit code words of the first kind start with zero, and n-bit code words of the second kind start with zero or one. Furthermore, in the embodiments according to the present invention, the n-bit code words satisfy a dk-constraint of (1,k) such that a minimum of 1 zero and a maximum of k zeros falls between consecutive ones.

- In other embodiments of the present invention, the coding device and method according to the present invention are employed to record information on a recording medium and create a recording medium according to the present invention.

In still other embodiments of the present invention, the coding device and method according to the present invention are further employed to transmit information.

5 In the decoding method and apparatus according to the present invention, n-bit code words created according to the coding method and apparatus are decoded into m-bit information words. The decoding involves determining the state of a next n-bit code word, and based on the state determination, the current n-bit code word is converted into an m-bit information word.

10 In other embodiments of the present invention, the decoding device and method according to the present invention are employed to reproduce information from a recording medium.

In still other embodiments of the present invention, the decoding device and method according to the present invention are employed to receive information transmitted over a medium.

15

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given herein below and the accompanying drawings which are given by way of illustration only, wherein like reference numerals designate 20 corresponding parts in the various drawings, and wherein:

FIGURE 1 tabulates the Shannon capacity $C(d,k)$ for $d=1$ versus k ;

FIGURE 2 shows an example of how the code words in the various subgroups are allocated in to the various states in the first embodiment;

25 FIGURE 3 shows an embodiment for a coding device according to the invention;

FIGURES 4A-4H show a complete translation table according to the first embodiment for converting 9-bit information words into 13-bit code words;

FIGURE 5 illustrates the conversion of a series of information words into a series of code words using the translation table of FIGURES 4A-4H;

FIGURE 6 illustrates an embodiment of a recording device according to the present invention;

FIGURE 7 illustrates a recording medium and modulated signal according to the present invention;

5 FIGURE 8 illustrates a transmission device according to the present invention;

FIGURE 9 illustrates a decoding device according to the present invention;

FIGURE 10 illustrates a reproducing device according to the present invention;

10 FIGURE 11 illustrates a receiving device according to the present invention;

FIGURE 12 shows an example of how the code words in the various subgroups are allocated in to the various states in the second embodiment;

15 FIGURES 13A-13C show the beginning, middle and end portions of a translation table according to the second embodiment for converting 9-bit information words into 13-bit code words

FIGURE 14 shows an example of how the code words in the various subgroups are allocated in to the various states in the third embodiment;

20 FIGURES 15A-15C show the beginning, middle and end portions of a translation table according to the third embodiment for converting 11-bit information words into 16-bit code words

FIGURE 16 shows an example of how the code words in the various subgroups are allocated in to the various states in the fourth embodiment; and

25 FIGURES 17A-17C show the beginning, middle and end portions of a translation table according to the fourth embodiment for converting 13-bit information words into 19-bit code words.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

30 The general coding method according to the present invention will be described followed by a specific first embodiment of the coding method. Next, the

general decoding method according to the present invention will be described in the context of the first embodiment. The various apparatuses according to the present invention will then be described. Specifically, the coding device, recording device, transmission device, decoding device, reproducing device and receiving device according to the present invention will be described. Afterwards, additional coding embodiments according to the present invention will be described.

CODING METHOD

According to the present invention, an m-bit information word is converted into an n-bit code word such that the rate of m/n is greater than $2/3$. The code words are divided into first and second types wherein the first type includes code words ending with "0" and the second type includes code words ending with "1." As a result, the code words of the first type are divided into two subgroups E00 and E10, and code words of the second type are divided into two subgroups E01 and E11. Code word subgroup E00 includes code words that start with "0" and end with "0", code word subgroup E01 includes code words that start with "0" and end with "1", code word subgroup E10 includes code words that start with "1" and end with "0", and code word subgroup E11 includes code words that start with "1" and end with "1".

The code words are also divided into at least one state of a first kind and at least one state of a second kind. States of the first kind include code words that only start with "0," and states of the second kind include code words that start with either "0" or "1."

CODING METHOD ACCORDING TO A FIRST EMBODIMENT

In a first preferred embodiment of the present invention, 9-bit information words are converted into 13-bit code words. The code words satisfy a (d,k) constraint of $(1,k)$, and are divided into 3 states of the first kind and 2 states of the second kind (a total of 5 states). In order to reduce the k-constraint, three code words, namely, "0000000000000", "0000000000001", and "0000000000010" are

barred from the encoding tables. An enumeration of code words shows there are 231 code words in subgroup E00, 144 code words in subgroup E10, 143 code words in subgroup E01, and 89 code words in subgroup E11.

To perform encoding, each 13-bit code word in each state is associated with a coding state direction. The state direction indicates the next state from which to select a code word in the encoding process. The state directions are assigned to code words such that code words that end with a "0" (i.e. code words in subgroups E10 and E00) have associated state directions that indicate any of the $r=5$ states, while code words that end with a "1" (i.e., code words in subgroups E01 and E11) have associated state directions that only indicate one of the states of the first kind. This ensures that the $d=1$ constraint will be satisfied; namely, after a code word ending in "1", the next code word will start with "0".

Furthermore, while, as explained in more detail below, the same code word can be assigned to different information words in the same state, different states cannot include the same code word. In particular code words in subgroups E10 and E00 can be assigned 5 times to different information words within one state, while code words in subgroups E11 and E01 can be assigned 3 times to different information words within one state. As there are 231 code words in subgroup E00 and 144 code words in subgroup E10, there are 1875 ($5 \times (231+144)$) "code word - state direction" combinations for code words of the first type. There are 143 code words in subgroup E01 and 89 code words in E11, so that there are 696 ($3 \times (143+89)$) "code word - state direction" combinations for code words of the second type. In total $1875+696=2571$ "code word - state direction" combinations exist.

For m -bit information words, there are a total of 2^m possible information words. So, for 9-bit information words, $2^9 = 512$ information words exist. Because there are five states in this encoding embodiment, 5 times $512 = 2561$ of the "code word - state direction" combinations are needed. This leaves $2571-2561 = 10$ remaining combinations.

The available code words in the various subgroups are distributed over the states of the first and second kind in compliance with the restrictions discussed above. FIGURE 2 shows an example of how the code words in the various subgroups are allocated in this embodiment to the various states. As shown in

5 FIGURE 2, in this example, states 1, 2, and 3 are states of the first kind and states 4 and 5 are states of the second kind. Taking the subgroup E00 of size 230 as an example, subgroup E00 has 76 code words in each of states 1, 2, and 3 plus 1 code word in each of states 4 and 5. And, taking state 1 as an example, in state 1 the number of "code word – state direction" combinations is $5 \times 76 + 3 \times 44 = 512$,

10 which means that 9-bit information words can be assigned. Remember, each code word of the first type can be assigned any one of the five different states as a state directions, and therefore used five time within a state; while each code word of the second type can only be assigned one of the three states of the first kind as a state direction because of the $d=1$ restriction, and therefore used three times

15 within a state.

It can be verified that from any of the $r=5$ coding states shown in FIGURE 2 there at least 512 information words that can be assigned to code words, which is enough to accommodate 9-bit information words. In the manner described above any random series of 9-bit information words can be uniquely converted to a

20 series of code words.

FIGURES 4A-4H show a complete translation table according to this embodiment for converting 9-bit information words into 13-bit code words. Included in the translation table of FIGURES 4A-4H are the state direction assigned to each code word. Specifically, in FIGURES 4A-4H, the first column

25 shows the decimal notation of the information words in the second column. The third, fifth, seventh, ninth and eleventh columns show the code words (also referred to in the art as channel bits) assigned to the information words in states 1, 2, 3, 4 and 5, respectively. The fourth, sixth, eighth, tenth and twelfth columns show by way of the respective digits 1, 2, 3, 4 and 5 the state direction of the

associated code words in the third, fifth, seventh, ninth and eleventh columns, respectively.

The conversion of a series of information words into a series of code words will be further explained with reference to FIGURE 5. The first column of FIGURE 5 shows from top to bottom a series of successive 9-bit information words, and the second column shows in parenthesis the decimal values of these information words. The third column "state" is the coding state that is to be used for the conversion of the information word. The "state" is laid down when the preceding code word was delivered (i.e., the state direction of the preceding code word). The fourth column "code words" includes the code words assigned to the information words according to the translation table of FIGURES 4A-H. The fifth column "next state" is the state direction associated with the code word in the fourth column and is also determined according to the translation table of FIGURES 4A-H.

The first word from the series of information words shown in the first column of FIGURE 5 has a word value of "1" in decimal notation. Let us assume that the coding state is state 1 (S1) when the conversion of the series of information words is initiated. Therefore the first word is translated into code word "000000000100" according to the state 1 set of code words from the translation table. At the same time the next state becomes state 2 (S2) because the state direction assigned to code word "000000000100" representing decimal value 1 in state 1 is state 2. This means that the next information word (decimal value "3") is going to be translated using the code words in state 2. Consequently, the next information word, having a decimal value of "3", is translated into code word "0001010001010". Similar to the manner described above, the information words having the decimal values "5", "12" and "19" are converted.

DECODING METHOD

Hereinafter, decoding of n-bit code words (in this example 13-bit words) received from a recording medium will be further explained with reference to

FIGURES 4A-4H. For the purposes of description, assume that the word values of a series of successive code words received from, for example, a recording medium are "0000000000100", "0001010001010", "0101001001001". From the translation table of FIGURES 4A-4H, it is found that the first code word

5 "0000000000100" is assigned to the information words "0", "1", "2", "3" and "4" and state directions 1, 2, 3, 4 and 5, respectively. The next code word value is "0001010001010", and belongs to the set of code words in state 2. This means that the first code word "0000000000100" had a state direction of 2. The first code word "0000000000100" with a state direction of 2 represents the information word

10 having a decimal value of "1". Therefore, it is determined that the first code word represents information word "000000001" having a decimal value of "1".

Furthermore, the third code word "0101001001001" is a member of state 4. Therefore, it is determined in the same manner as above that the second code word "0001010001010" represents the information word having the decimal value

15 "3". In the same manner other code words can be decoded. It is noted that both the current code word and the next code words are observed to decode the current code word into a unique information word.

CODING DEVICE

20 FIGURE 3 shows an embodiment for a coding device 124 according to the invention. The coding device 124 converts m-bit information words into n-bit code words, where the number of different coding states r is represented by s bits. For example, when the number of coding states $r = 5$, s equals 3. As shown, the coding device 124 includes a converter 50 for converting (m+s) binary input

25 signals to (n+s) binary output signals. In a preferred embodiment, the converter 50 includes a read only memory (ROM) storing a translation table according to at least one embodiment of the present invention and address circuitry for addressing the translation table based on the m+s binary input signals. However, instead of a ROM, the converter 50 can include a combinatorial logic circuit

producing the same results as the translation table according to at least one embodiment of the present invention.

From the inputs of the converter 50, m inputs are connected to a first bus 51 for receiving m-bit information words. From the outputs of the converter 50, n
5 outputs are connected to a second bus 52 for delivering n-bit code words. Furthermore, s inputs are connected to an s-bit third bus 53 for receiving a state word that indicates the instantaneous coding state. The state word is delivered by a buffer memory 54 including, for example, s flip-flops. The buffer memory 54 has s inputs connected to a fourth bus 55 for receiving a state direction to be loaded
10 into the buffer memory 54 as the state word. For delivering the state directions to be loaded in the buffer memory 54, the s outputs of the converter 50 are used.

The second bus 52 is connected to the parallel inputs of a parallel-to-serial converter 56, which converts the code words received over the second bus 52 to a serial bit string. A signal line 57 supplies the serial bit string to a modulator
15 circuit 58, which converts the bit string into a modulated signal. The modulated signal is then delivered over a line 60. The modulator circuit 58 is any well-known circuit for converting binary data into a modulated signal such as a modula-2 integrator.

For the purposes of synchronizing the operation of the coding device, the
20 coding device includes a clock generating circuit (not shown) of a customary type for generating clock signals for controlling timing of, for example, the parallel/serial converter 58 and the loading of the buffer memory 54.

In operation, the converter 50 receives m-bit information words and an s-bit state word from the first bus 51 and the third bus 53, respectively. The s-bit state
25 word indicates the state in the translation table to use in converting the m-bit information word. Accordingly, based on the value of the m-bit information word, the n-bit code word is determined from the code words in the state identified by the s-bit state word. Also, the state direction associated with the n-bit code word is determined. The state direction, namely, the value thereof is converted into an s-
30 bit binary word; or alternatively, the state directions are stored in the translation

table as s-bit binary words. The converter 50 outputs the n-bit code word on the second bus 52, and outputs the s-bit state direction on fourth bus 55. The buffer memory 54 stores the s-bit state direction as a state word, and supplies the s-bit state word to the converter 50 over the third bus 53 in synchronization with the receipt of the next m-bit information word by the converter 50. This synchronization is produced based on the clock signals discussed above in any well-known manner.

The n-bit code words on the second bus 52 are converted to serial data by the parallel/serial converter 56, and then the serial data is converted into a modulated signal by the modulator 58.

The modulated signal may then undergo further processing for recordation or transmission.

RECORDING DEVICE

FIGURE 6 shows a recording device for recording information that includes the coding device 124 according to the present invention as shown in FIGURE 3. As shown in FIGURE 6, m-bit information is converted into a modulated signal through the coding device 124. The modulated signal produced by the coding device 124 is delivered to a control circuit 123. The control circuit 123 may be any conventional control circuit for controlling an optical pick-up or laser diode 122 in response to the modulated signal applied to the control circuit 123 so that a pattern of marks corresponding to the modulated signal are recorded on the recording medium 110.

FIGURE 7 shows by way of example, a recording medium 110 according to the invention. The recording medium 110 shown is a read-only memory (ROM) type optical disc. However, the recording medium 110 of the present invention is not limited to a ROM type optical disk, but could be any type of optical disk such as a write-once read-many (WORM) optical disk, random accessible memory (RAM) optical disk, etc. Further, the recording medium 110 is not limited to being

an optical disk, but could be any type of recording medium such as a magnetic disk, a magneto-optical disk, a memory card, magnetic tape, etc.

As shown in FIGURE 7, the recording medium 110 according to one embodiment of the present invention includes information patterns arranged in tracks 111. Specifically, FIGURE 7 shows an enlarged view of a track 111 along a direction 114 of the track 111. As shown, the track 111 includes pit regions 112 and non-pit regions 113. Generally, the pit and non-pit regions 112 and 113 represent constant signal regions of the modulated signal 115 (zeros in the code words) and the transitions between pit and non-pit regions represent logic state transitions in the modulated signal 115 (ones in the code words).

As discussed above, the recording medium 110 may be obtained by first generating the modulated signal and then recording the modulated signal on the recording medium 110. Alternatively, if the recording medium is an optical disc, the recording medium 110 can also be obtained with well-known mastering and replica techniques.

TRANSMISSION DEVICE

FIGURE 8 shows a transmission device for transmitting information that includes the coding device 124 according to the present invention as shown in FIGURE 3. As shown in FIGURE 8, m-bit information words are converted into a modulated signal through the coding device 124. A transmitter 150 then further processes the modulated signal, to convert the modulated signal into a form for transmission depending on the communication system to which the transmitter belongs, and transmits the converted modulated signal over a transmission medium such as air (or space), optical fiber, cable, a conductor, etc.

DECODING DEVICE

FIGURE 9 illustrates a decoder according to the present invention. The decoder performs the reverse process of the converter of FIGURE 3 and converts n-bit code words of the present invention into m-bit information words. As shown,

the decoder 100 includes a first look-up table (LUT) 102 and a second LUT 104. The first and second LUTs 102 and 104 store the translation table used to create the n-bit code words being decoded. Where K refers to time, the first LUT 102 receives the (K+1)th n-bit code word and the second LUT 104 receives the output of the first LUT 102 and the Kth n-bit code word. Accordingly, the decoder 100 operates as a sliding block decoder. At every block time instant the decoder 100 decodes one n-bit code word into one m-bit information word and proceeds with the next n-bit code word in the serial data (also referred to as the channel bit stream).

10 In operation, the first LUT 102 determines the state of the (K+1)th code word from the stored translation table, and outputs the state to the second LUT 104. So the output of the first LUT 102 is a binary number in the range of 1, 2, ..., r (where r denotes the number of states in the translation table). The second LUT 104 determines the possible m-bit information words associated with Kth code word from the Kth code word using the stored translation table, and then determines the specific one of the possible m-bit information words being represented by the n-bit code word using the state information from the first LUT 102 and the stored translation table.

For the purposes of further explanation only, assume the n-bit code words are 13-bit code words produced using the translation table of FIGURES 4A-4H. Then, referring to FIGURE 5, if the (K+1)th 13-bit code word is "0001010001010" the first LUT 102 determines the state as state 2. Furthermore, if the Kth 13-bit code word is "0000000000100", then the second LUT 104 determines that the Kth 13-bit code word represents one of the 9-bit information words having a decimal value of 0, 1, 2, 3 or 4. And, because the next state or state direction of state 2 is supplied by the first LUT 102, the second LUT 104 determines that the Kth 13-bit code word represents the 9-bit information word having a decimal value of 1 because the 13-bit code word "0000000000100" associated with a state direction of 2 represents the 9-bit information word having a decimal value of 1.

REPRODUCING DEVICE

FIGURE 10 illustrates a reproducing device that includes the decoder 100 according to the present invention as shown in FIGURE 9. As shown, the reading device includes an optical pick-up 122 of a conventional type for reading a recording medium 110 according to the invention. The recording medium 110 may be any type of recording medium such as discussed previously. The optical pick-up 122 produces an analog read signal modulated according to the information pattern on the recording medium 110. A detection circuit 125 converts this read signal in conventional fashion into a binary signal of the form acceptable to the decoder 100. The decoder 100 decodes the binary signal to obtain the m-bit information words.

RECEIVING DEVICE

FIGURE 11 illustrates a receiving device that includes the decoder 100 according to the present invention as shown in FIGURE 9. As shown, the receiving device includes a receiver 160 for receiving a signal transmitted over a medium such as air (or space), optical fiber, cable, a conductor, etc. The receiver 160 converts the received signal into a binary signal of the form acceptable to the decoder 100. The decoder 100 decodes the binary signal to obtain the m-bit information words.

CODING METHOD ACCORDING TO A SECOND EMBODIMENT

FIGURES 12 and 13A-13C illustrate another embodiment of the present invention. According to this embodiment, the greater than $2/3$ rate is achieved by converting 9-bit information words into 13-bit code words; wherein the number of coding states r equals 13, and 8 of the coding states are coding states of the first kind and 5 of the coding states are coding states of the second kind. Also, the code words satisfy a (d,k) constraint of $(1,k)$. FIGURE 12 corresponds to FIGURE 2 of the first embodiment, and illustrates the division of code words among the states in this second embodiment.

As described above, code words that end with a "0", i.e. code words in subgroups E00 and E10, are allowed to enter any of the $r=13$ states, while code words that end with a "1" i.e. code words in subgroups E01 and E11, may only enter the states of the first kind (State 1 to State 8).

5 Therefore, code words in subgroups E00 and E10 can be assigned 13 times to different information words, while code words in subgroups E01 and E11 can be assigned 8 times to different information words. Referring to FIGURE 12, subgroup E00 has 24 code words in state 1 and the subgroup E01 has 25 code words in state 1. So the number of "code words - state direction" combinations is
 10 $(13 \times 24) + (8 \times 25) = 512$, which means that 9-bit information words can be assigned. It can be verified that from any of the $r=13$ coding states there at least 512 information words that can be assigned to code words, which is enough to accommodate 9-bit information words.

FIGURES 13A-13C illustrate the beginning, middle and end portions of the
 15 translation table for this second embodiment in the same fashion that FIGURES 4A-4H illustrated the translation table for the first embodiment.

CODING METHOD ACCORDING TO A THIRD EMBODIMENT

FIGURES 14 and 15A-15C illustrate another embodiment of the present
 20 invention. According to this embodiment, the greater than $2/3$ rate is achieved by converting 11-bit information words into 16-bit code words; wherein the number of coding states r equals 13, and 8 of the coding states are coding states of the first kind and 5 of the coding states are coding states of the second kind. Also, the code words satisfy a (d,k) constraint of $(1,k)$. FIGURE 14 corresponds to FIGURE
 25 2 of the first embodiment, and illustrates the division of code words among the states in this third embodiment. It can be verified that from any of the $r=13$ coding states there at least 2048 information words that can be assigned to code words, which is enough to accommodate 11-bit information words.

FIGURES 15A-15C illustrate the beginning, middle and end portions of the translation table for the third embodiment in the same fashion that FIGURES 4A-4H illustrated the translation table for the first embodiment.

5 CODING METHOD ACCORDING TO A FOURTH EMBODIMENT

FIGURES 16 and 17A-17C illustrate another embodiment of the present invention. According to this embodiment, the greater than $2/3$ rate is achieved by converting 13-bit information words into 19-bit code words; wherein the number of coding states r equals 5, and 3 of the coding states are coding states of the first kind and 2 of the coding states are coding states of the second kind. Also, the code words satisfy a (d,k) constraint of $(1,k)$. FIGURE 16 corresponds to FIGURE 2 of the first embodiment, and illustrates the division of code words among the states in this fourth embodiment. It can be verified that from any of the $r=5$ coding states there at least 8192 information words that can be assigned to code words, which is enough to accommodate 13-bit information words.

FIGURES 17A-17C illustrate the beginning, middle and end portions the translation table for the fourth embodiment in the same fashion that FIGURES 4A-4H illustrated the translation table for the first embodiment.

The invention has been described in detail with particular reference to preferred embodiments thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.

I Claim:

1. A method of converting, comprising:

receiving m-bit information words, where m is an integer;

converting the m-bit information words into n-bit code words, where n is an integer greater than m, the n-bit code words being divided into a first type and a second type and into coding states of a first kind and a second kind such that an m-bit information word is converted into an n-bit code word of the first or second kind if the previous m-bit information word was converted into an n-bit code word of the first type and is converted into an n-bit code word of the first kind if the previous m-bit information word was converted into an n-bit code word of the second type.

2. The method of claim 1, wherein the converting step converts the m-bit information words into n-bit code words that satisfy a dk-constraint, where d indicates a minimum number of zeros between consecutive ones in the n-bit code words and k indicates a maximum number of zeros between consecutive ones in the n-bit code words.

3. The method of claim 2, wherein m/n is greater than $2/3$, and $d = 1$.

4. The method of claim 2, wherein $d = 1$.

5. The method of claim 2, wherein the n-bit code words are divided into p coding states of the first kind and q coding states of the second kind, where p and q are integers greater than or equal to 1, and each of the p and q coding states have n-bit code words different from the n-bit code words in the other p and q coding states.

6. The method of claim 5, wherein m/n is greater than $2/3$, $d = 1$, $p = 3$ and $q = 2$.

7. The method of claim 5, wherein $p = 3$ and $q = 2$.
8. The method of claim 5, wherein $p+q$ equals 5.
9. The method of claim 5, wherein m/n is greater than $2/3$, $d = 1$, $p = 8$ and $q = 5$.
10. The method of claim 5, wherein $p = 8$ and $q = 5$.
11. The method of claim 5, wherein $p+q$ equals 13.
12. The method of claim 5, wherein at least one of the n -bit code words in one of the p coding states is associated with $p+q$ of the m -bit information words.
13. The method of claim 12, wherein at least one of the n -bit code words in one of the q coding states is associated with p of the m -bit information words.
14. The method of claim 5, wherein at least one of the n -bit code words in one of the q coding states is associated with p of the m -bit information words.
15. The method of claim 1, wherein the n -bit code words are divided into p coding states of the first kind and q coding states of the second kind, where p and q are integers greater than or equal to 1, and each of the p and q coding states have n -bit code words different from the n -bit code words in the other p and q coding states.
16. The method of claim 15, wherein $p+q$ equals 5.
17. The method of claim 15, wherein $p+q$ equals 13.

18. The method of claim 15, wherein at least one of the n-bit code words in one of the p coding states is associated with p+q of the m-bit information words.

19. The method of claim 18, wherein at least one of the n-bit code words in one of the q coding states is associated with p of the m-bit information words.

20. The method of claim 15, wherein at least one of the n-bit code words in one of the q coding states is associated with p of the m-bit information words.

21. The method of claim 1, wherein the n-bit code words of the first type end in zero, the n-bit code words of the second type end in one, the n-bit code words in a coding state of the first kind start with zero, and the n-bit code words in a coding state of the second kind start with zero or one.

22. The method of claim 1, wherein the n-bit code words of the first type end in zero, and the n-bit code words of the second type end in one.

23. The method of claim 1, wherein the n-bit code words in a coding state of the first kind start with zero, and the n-bit code words in a coding state of the second kind start with zero or one.

24. The method of claim 1, wherein the converting step converts at a coding rate of m/n , which is greater than $2/3$.

25. The method of claim 24, wherein n is equal one of 13, 16, and 19.

26. The method of claim 24, wherein m is equal to one of 9, 11, and 13.

27. The method of claim 1, further comprising:
generating a modulated signal from the n-bit code words.

28. The method of claim 27, further comprising:
recording the modulated signal in a recording medium.
- 5 29. The method of claim 27, further comprising:
transmitting the modulated signal.
30. The method of claim 1, wherein the converting step converts the m-bit
information words into the n-bit code words using a translation table.
- 10 31. A method of converting, comprising:
receiving m-bit information words, where m is an integer;
converting the m-bit information words into n-bit code words, where n is an
integer greater than m, at a coding rate m/n greater than $2/3$.
- 15 32. A method of converting, comprising:
receiving m-bit information words, where m is an integer;
converting the m-bit information words into n-bit code words that satisfy a
dk-constraint, where n is an integer greater than m, d indicates a minimum
20 number of zeros between consecutive ones in the n-bit code words and k
indicates a maximum number of zeros between consecutive ones in the n-bit code
words, the n-bit code words being divided into a first type and a second type and
into coding states of a first kind and a second kind such that an m-bit information
word is converted into an n-bit code word of the first or second kind if the previous
25 m-bit information word was converted into an n-bit code word of the first type and
is converted into an n-bit code word of the first kind if the previous m-bit
information word was converted into an n-bit code word of the second type, the n-
bit code words of the first type ending in zero, the n-bit code words of the second
type ending in one, the n-bit code words in a coding state of the first kind starting
30 with zero and the n-bit code words in a coding state of the second kind starting

with zero or one, and the n -bit code words being divided into p coding states of the first kind and q coding states of the second kind, where p and q are integers greater than or equal to 1, and each of the p and q coding states have n -bit code words different from the n -bit code words in the other p and q coding states.

5

33. A coding device, comprising:

a converter receiving m -bit information words, where m is an integer and converting the m -bit information words into n -bit code words, where n is an integer greater than m , the n -bit code words being divided into a first type and a second type and into coding states of a first kind and a second kind such that an m -bit information word is converted into an n -bit code word of the first or second kind if the previous m -bit information word was converted into an n -bit code word of the first type and is converted into an n -bit code word of the first kind if the previous m -bit information word was converted into an n -bit code word of the second type.

10

15

34. The coding device of claim 33, wherein the converter receives a coding state with each m -bit information word and converts the m -bit information word into the n -bit code word based on the coding state.

20 35. The coding device of claim 34, further comprising:

a buffer supplying the coding state to the converter; and wherein the converter determines the coding state for the next m -bit information word as part of the converting process, and stores the determined coding state in the buffer.

25

36. The coding device of claim 35, wherein the converter converts the m -bit information word into the n -bit code word and determines the coding state using a translation table.

30 37. The coding device of claim 33, further comprising:

a modulator generating a modulated signal from the n-bit code words.

38. The coding device of claim 37, further comprising:

a recording device recording the modulated signal in a recording medium.

5

39. The coding device of claim 37, further comprising:

a transmitter transmitting the modulated signal.

10 40. A method of manufacturing a recording medium, comprising:

converting m-bit information words into n-bit code words, where n is an integer greater than m, the n-bit code words being divided into a first type and a second type and into coding states of a first kind and a second kind such that an m-bit information word is converted into an n-bit code word of the first or second kind if the previous m-bit information word was converted into an n-bit code word of the first type and is converted into an n-bit code word of the first kind if the previous m-bit information word was converted into an n-bit code word of the second type;

15 generating a modulated signal from the n-bit code words; and
20 recording the modulated signal in a recording medium.

41. A recording medium having a modulated signal recorded in a track, the modulated signal including signal portions representing n-bit code words, where n is an integer, each n-bit code word representing an m-bit information word, where
25 m is an integer less than n, the n-bit code words being divided into a first type and a second type and into coding states of a first kind and a second kind such that an m-bit information word is represented by an n-bit code word of the first or second kind if the previous m-bit information word is represented by an n-bit code word of the first type and is represented by an n-bit code word of the first kind if the

previous m-bit information word is represented by an n-bit code word of the second type.

42. The recording medium of claim 41, wherein the signal portions represent the
5 n-bit code words such that each successive n-bit code word partially instructs a reproducing device on which of at least two m-bit information words are represented by each previous n-bit code word.

43. A modulated signal, comprising:
10 signal portions representing n-bit code words, where n is an integer, each n-bit code word representing an m-bit information word, where m is an integer less than n, the n-bit code words being divided into a first type and a second type and into coding states of a first kind and a second kind such that an m-bit information word is represented by an n-bit code word of the first or second kind if the
15 previous m-bit information word is represented by an n-bit code word of the first type and is represented by an n-bit code word of the first kind if the previous m-bit information word is represented by an n-bit code word of the second type.

44. The modulated signal of claim 43, wherein the signal portions represent the n-
20 bit code words such that each successive n-bit code word partially instructs a reproducing device on which of at least two m-bit information words are represented by each previous n-bit code word.

45. A method of decoding, comprising:
25 receiving n-bit code words, where n is an integer;
converting the n-bit code words into m-bit information words, where m is an integer less than n, the n-bit code words being divided into a first type and a second type and into coding states of a first kind and a second kind such that an m-bit information word is represented by an n-bit code word of the first or second

kind if the previous n-bit code word is of the first type and is represented by an n-bit code word of the first kind if the previous n-bit code word is of the second type.

46. The method of claim 45, wherein the n-bit code words are divided into p coding states of the first kind and q coding states of the second kind, where p and q are integers greater than or equal to 1, and each of the p and q coding states have n-bit code words different from the n-bit code words in the other p and q coding states.
47. The method of claim 46, wherein the converting step determines to which of the p and q coding states a next n-bit code word belongs, and converts a current n-bit code word into an m-bit information word based on the determined coding state.
48. The method of claim 47, wherein at least one of the p and q coding states includes more than one of a same n-bit code word, the same n-bit code word maps to more than one of the m-bit information words, and each same n-bit code word has a different state direction associated therewith, each state direction indicating a next one of the p and q coding states from which to obtain the next n-bit code word when converting the m-bit information words into the n-bit code words.
49. The method of claim 48, wherein the n-bit code words satisfy a dk-constraint, where d indicates a minimum number of zeros between consecutive ones in the n-bit code words and k indicates a maximum number of zeros between consecutive ones in the n-bit code words.
50. The method of claim 49, wherein m/n is greater than $2/3$, and $d = 1$.
51. The method of claim 50, wherein $p+q$ equals 5.

52. The method of claim 50, wherein $p+q$ equals 13.

53. The method of claim 49, wherein the n -bit code words of the first type end in
 5 zero, the n -bit code words of the second type end in one, the n -bit code words in a
 coding state of the first kind start with zero, and the n -bit code words in a coding
 state of the second kind start with zero or one.

54. The method of claim 45, further comprising:
 10 receiving a modulated signal; and
 demodulating the modulated signal into at least the n -bit code words.

55. The method of claim 45, further comprising:
 reproducing a modulated signal from a recording medium; and
 15 demodulating the modulated signal into at least the n -bit code words.

56. A method of decoding, comprising:
 receiving n -bit code words, where n is an integer;
 determining a coding state of a next n -bit code word; and
 20 converting a current n -bit code word into an m -bit information word, where
 m is an integer less than n , based on the determined coding state.

57. The method of claim 56, wherein each n -bit code word belongs to a coding
 state, at least one of the coding states includes more than one of a same n -bit
 25 code word, the same n -bit code word maps to more than one of the m -bit
 information words, and each same n -bit code word has a different state direction
 associated therewith, each state direction indicating a next one of the coding
 states from which to obtain the next n -bit code word when converting the m -bit
 information words into the n -bit code words.

30

58. The method of claim 56, further comprising:
receiving a modulated signal; and
demodulating the modulated signal into at least the n-bit code words.
- 5 59. The method of claim 56, further comprising:
reproducing a modulated signal from a recording medium; and
demodulating the modulated signal into at least the n-bit code words.
60. A decoding device, comprising:
- 10 a converter receiving n-bit code words, where n is an integer, and
converting the n-bit code words into m-bit information words, where m is an
integer less than n, the n-bit code words being divided into a first type and a
second type and into coding states of a first kind and a second kind such that an
m-bit information word is represented by an n-bit code word of the first or second
15 kind if the previous n-bit code word is of the first type and is represented by an
n-bit code word of the first kind if the previous n-bit code word is of the second type.
61. The decoding device of claim 60, wherein the n-bit code words are divided into
p coding states of the first kind and q coding states of the second kind, where p
20 and q are integers greater than or equal to 1, and each of the p and q coding
states have n-bit code words different from the n-bit code words in the other p and
q coding states.
62. The decoding device of claim 61, wherein the converter determines to which
25 of the p and q coding states a next n-bit code word belongs, and converts a
current n-bit code word into an m-bit information word based on the determined
coding state.
63. The decoding device of claim 62, wherein at least one of the p and q coding
30 states includes more than one of a same n-bit code word, the same n-bit code

word maps to more than one of the m-bit information words, and each same n-bit code word has a different state direction associated therewith, each state direction indicating a next one of the p and q coding states from which to obtain the next n-bit code word when converting the m-bit information words into the n-bit code words.

64. The decoding device of claim 63, wherein the n-bit code words satisfy a dk-constraint, where d indicates a minimum number of zeros between consecutive ones in the n-bit code words and k indicates a maximum number of zeros between consecutive ones in the n-bit code words.

65. The decoding device of claim 64, wherein m/n is greater than 2/3, and d = 1.

66. The decoding device of claim 65, wherein p+q equals 5.

67. The decoding device of claim 65, wherein p+q equals 13.

68. The decoding device of claim 64, wherein the n-bit code words of the first type end in zero, the n-bit code words of the second type end in one, the n-bit code words in a coding state of the first kind start with zero, and the n-bit code words in a coding state of the second kind start with zero or one.

69. The decoding device of claim 60, further comprising:
a demodulator receiving a modulated signal and demodulating the modulated signal into at least the n-bit code words.

70. The decoding device of claim 60, further comprising:
a reproducing device reproducing a modulated signal from a recording medium, and demodulating the modulated signal into at least the n-bit code words.

71. A decoding device, comprising:

a first translator receiving a next n-bit code words, where n is an integer, and determining a coding state of the next n-bit code word;

5 a second translator receiving a current n-bit code word and the determined coding state, and converting the current n-bit code word into an m-bit information word, where m is an integer less than n, based on the determined coding state.

72. The decoding device of claim 71, wherein each n-bit code word belongs to a
10 coding state, at least one of the coding states includes more than one of a same n-bit code word, the same n-bit code word maps to more than one of the m-bit information words, and each same n-bit code word has a different state direction associated therewith, each state direction indicating a next one of the coding states from which to obtain the next n-bit code word when converting the m-bit
15 information words into the n-bit code words.

73. The decoding device of claim 71, further comprising:

a demodulator receiving a modulated signal and demodulating the modulated signal into at least the n-bit code words.

20

74. The decoding device of claim 71, further comprising:

a reproducing device reproducing a modulated signal from a recording medium, and demodulating the modulated signal into at least the n-bit code words.

25

ABSTRACT OF THE DISCLOSURE

In the coding device and method, m-bit information words are converted into n-bit code words such that the coding rate m/n is greater than $2/3$. The n-bit code words are divided into a first type and a second type, and into coding states of a first kind and a second kind such that an m-bit information word is converted into an n-bit code word of the first or second kind if the previous m-bit information word was converted into an n-bit code word of the first type and is converted into an n-bit code word of the first kind if the previous m-bit information word was converted into an n-bit code word of the second type. In one embodiment, n-bit code words of the first type end in zero, n-bit code words of the second type end in one, n-bit code words of the first kind start with zero, and n-bit code words of the second kind start with zero or one. Furthermore, in the embodiments, the n-bit code words satisfy a dk-constraint of (1,k) such that a minimum of 1 zero and a maximum of k zeros falls between consecutive ones. The coding device and method are employed to record information on a recording medium and thus create the recording medium. The coding device and method are further employed to transmit information. In the decoding method and apparatus, n-bit code words are decoded into m-bit information words. The decoding involves determining the state of a next n-bit code word, and based on the state determination, the current n-bit code word is converted into an m-bit information word. The decoding device and method are employed to reproduce information from a recording medium, and to receive information transmitted over a medium.

1/24


FIG. 1
BACKGROUND ART

| k | C(1,k) |
|------|---------|
| 7 | 0.67929 |
| 8 | 0.68525 |
| 9 | 0.68879 |
| INF. | 0.69424 |

FIG. 2

| SUBGROUP | 1st KIND | | | 2nd KIND | |
|----------|----------|---------|---------|----------|---------|
| | STATE 1 | STATE 2 | STATE 3 | STATE 4 | STATE 5 |
| E00 | 76 | 76 | 76 | 1 | 1 |
| E01 | 44 | 44 | 44 | 5 | 6 |
| E10 | 0 | 0 | 0 | 72 | 71 |
| E11 | 0 | 0 | 0 | 44 | 45 |

FIG. 3



[illegible]

[illegible]

4/24

FIG. 4C

| Data bits | Channel bits | state | Channel bits | state | Channel bits | state | Channel bits | state |
|---------------|--------------|-------|--------------|-------|--------------|-------|--------------|-------|
| 128 010000000 | 000001001000 | 4 | 010000000000 | 4 | 100100000000 | 4 | 100000000000 | 1 |
| 129 010000000 | 000001001001 | 5 | 010000000001 | 5 | 100100000001 | 5 | 100000000001 | 2 |
| 130 010000000 | 000001001010 | 1 | 010000000010 | 1 | 100100000010 | 1 | 100000000010 | 3 |
| 131 010000001 | 000001001011 | 2 | 010000000011 | 2 | 100100000011 | 2 | 100000000011 | 4 |
| 132 010000100 | 000001001100 | 3 | 010000000100 | 3 | 100100000100 | 3 | 100000000100 | 5 |
| 133 010000101 | 000001001101 | 4 | 010000000101 | 4 | 100100000101 | 4 | 100000000101 | 1 |
| 134 010000110 | 000001001110 | 5 | 010000000110 | 5 | 100100000110 | 5 | 100000000110 | 2 |
| 135 010000111 | 000001001111 | 1 | 010000000111 | 1 | 100100000111 | 1 | 100000000111 | 3 |
| 136 010001000 | 000001001000 | 2 | 010000001000 | 2 | 100100001000 | 2 | 100000001000 | 4 |
| 137 010001001 | 000001001001 | 3 | 010000001001 | 3 | 100100001001 | 3 | 100000001001 | 5 |
| 138 010001010 | 000001001010 | 4 | 010000001010 | 4 | 100100001010 | 4 | 100000001010 | 1 |
| 139 010001011 | 000001001011 | 5 | 010000001011 | 5 | 100100001011 | 5 | 100000001011 | 2 |
| 140 010001100 | 000001001100 | 1 | 010000001100 | 1 | 100100001100 | 1 | 100000001100 | 3 |
| 141 010001101 | 000001001101 | 2 | 010000001101 | 2 | 100100001101 | 2 | 100000001101 | 4 |
| 142 010001110 | 000001001110 | 3 | 010000001110 | 3 | 100100001110 | 3 | 100000001110 | 5 |
| 143 010001111 | 000001001111 | 4 | 010000001111 | 4 | 100100001111 | 4 | 100000001111 | 1 |
| 144 010010000 | 000001001000 | 5 | 010000010000 | 5 | 100100010000 | 5 | 100000010000 | 2 |
| 145 010010001 | 000001001001 | 1 | 010000010001 | 1 | 100100010001 | 1 | 100000010001 | 3 |
| 146 010010010 | 000001001010 | 2 | 010000010010 | 2 | 100100010010 | 2 | 100000010010 | 4 |
| 147 010010011 | 000001001011 | 3 | 010000010011 | 3 | 100100010011 | 3 | 100000010011 | 5 |
| 148 010010100 | 000001001100 | 4 | 010000010100 | 4 | 100100010100 | 4 | 100000010100 | 1 |
| 149 010010101 | 000001001101 | 5 | 010000010101 | 5 | 100100010101 | 5 | 100000010101 | 2 |
| 150 010010110 | 000001001110 | 1 | 010000010110 | 1 | 100100010110 | 1 | 100000010110 | 3 |
| 151 010010111 | 000001001111 | 2 | 010000010111 | 2 | 100100010111 | 2 | 100000010111 | 4 |
| 152 010011000 | 000001001000 | 3 | 010000010100 | 3 | 100100010100 | 3 | 100000010100 | 5 |
| 153 010011001 | 000001001001 | 4 | 010000010101 | 4 | 100100010101 | 4 | 100000010101 | 1 |
| 154 010011010 | 000001001010 | 5 | 010000010110 | 5 | 100100010110 | 5 | 100000010110 | 2 |
| 155 010011011 | 000001001011 | 1 | 010000010111 | 1 | 100100010111 | 1 | 100000010111 | 3 |
| 156 010011100 | 000001001100 | 2 | 010000010100 | 2 | 100100010100 | 2 | 100000010100 | 4 |
| 157 010011101 | 000001001101 | 3 | 010000010101 | 3 | 100100010101 | 3 | 100000010101 | 5 |
| 158 010011110 | 000001001110 | 4 | 010000010110 | 4 | 100100010110 | 4 | 100000010110 | 1 |
| 159 010011111 | 000001001111 | 5 | 010000010111 | 5 | 100100010111 | 5 | 100000010111 | 2 |
| 160 010000000 | 000010000000 | 1 | 010000100000 | 1 | 100100000000 | 1 | 100000000000 | 3 |
| 161 010000001 | 000010000001 | 2 | 010000100001 | 2 | 100100000001 | 2 | 100000000001 | 4 |
| 162 010000010 | 000010000010 | 3 | 010000100010 | 3 | 100100000010 | 3 | 100000000010 | 5 |
| 163 010000011 | 000010000011 | 4 | 010000100011 | 4 | 100100000011 | 4 | 100000000011 | 1 |
| 164 010000100 | 000010000000 | 5 | 010000100000 | 5 | 100100000000 | 5 | 100000000000 | 2 |
| 165 010000101 | 000010000001 | 1 | 010000100001 | 1 | 100100000001 | 1 | 100000000001 | 3 |
| 166 010000110 | 000010000010 | 2 | 010000100010 | 2 | 100100000010 | 2 | 100000000010 | 4 |
| 167 010000111 | 000010000011 | 3 | 010000100011 | 3 | 100100000011 | 3 | 100000000011 | 5 |
| 168 010000100 | 000010000000 | 4 | 010000100000 | 4 | 100100000000 | 4 | 100000000000 | 1 |
| 169 010000101 | 000010000001 | 5 | 010000100001 | 5 | 100100000001 | 5 | 100000000001 | 2 |
| 170 010000110 | 000010000010 | 1 | 010000100010 | 1 | 100100000010 | 1 | 100000000010 | 3 |
| 171 010000111 | 000010000011 | 2 | 010000100011 | 2 | 100100000011 | 2 | 100000000011 | 4 |
| 172 010001000 | 000010000000 | 3 | 010000100000 | 3 | 100100000000 | 3 | 100000000000 | 5 |
| 173 010001001 | 000010000001 | 4 | 010000100001 | 4 | 100100000001 | 4 | 100000000001 | 1 |
| 174 010001010 | 000010000010 | 5 | 010000100010 | 5 | 100100000010 | 5 | 100000000010 | 2 |
| 175 010001011 | 000010000011 | 1 | 010000100011 | 1 | 100100000011 | 1 | 100000000011 | 3 |
| 176 010001100 | 000010000000 | 2 | 010000100000 | 2 | 100100000000 | 2 | 100000000000 | 4 |
| 177 010001101 | 000010000001 | 3 | 010000100001 | 3 | 100100000001 | 3 | 100000000001 | 5 |
| 178 010001110 | 000010000010 | 4 | 010000100010 | 4 | 100100000010 | 4 | 100000000010 | 1 |
| 179 010001111 | 000010000011 | 5 | 010000100011 | 5 | 100100000011 | 5 | 100000000011 | 2 |
| 180 010010000 | 000010000000 | 1 | 010000100000 | 1 | 100100000000 | 1 | 100000000000 | 3 |
| 181 010010001 | 000010000001 | 2 | 010000100001 | 2 | 100100000001 | 2 | 100000000001 | 4 |
| 182 010010010 | 000010000010 | 3 | 010000100010 | 3 | 100100000010 | 3 | 100000000010 | 5 |
| 183 010010011 | 000010000011 | 4 | 010000100011 | 4 | 100100000011 | 4 | 100000000011 | 1 |
| 184 010010100 | 000010000000 | 5 | 010000100000 | 5 | 100100000000 | 5 | 100000000000 | 2 |
| 185 010010101 | 000010000001 | 1 | 010000100001 | 1 | 100100000001 | 1 | 100000000001 | 3 |
| 186 010010110 | 000010000010 | 2 | 010000100010 | 2 | 100100000010 | 2 | 100000000010 | 4 |
| 187 010010111 | 000010000011 | 3 | 010000100011 | 3 | 100100000011 | 3 | 100000000011 | 5 |
| 188 010011000 | 000010000000 | 4 | 010000100000 | 4 | 100100000000 | 4 | 100000000000 | 1 |
| 189 010011001 | 000010000001 | 5 | 010000100001 | 5 | 100100000001 | 5 | 100000000001 | 2 |
| 190 010011010 | 000010000010 | 1 | 010000100010 | 1 | 100100000010 | 1 | 100000000010 | 3 |
| 191 010011011 | 000010000011 | 2 | 010000100011 | 2 | 100100000011 | 2 | 100000000011 | 4 |

5/24

FIG. 4D

| Data bits | Channel bus | state Channel bits | state Channel bits | state Channel bits | state Channel bits | state |
|-----------|-------------|--------------------|--------------------|--------------------|--------------------|------------------|
| 192 | 0111000000 | 000010001000 | 3 010010000000 | 3 000010101000 | 3 101000000000 | 3 100000101000 5 |
| 193 | 0110000001 | 000010001000 | 3 010010000000 | 4 000010101000 | 4 101000000000 | 4 101000101000 1 |
| 194 | 0110000010 | 000010001000 | 3 010010000000 | 5 000010101000 | 5 101000000000 | 5 101001010000 2 |
| 195 | 0110000011 | 000010001000 | 1 010010000000 | 1 010000101000 | 1 101000000000 | 1 101010100000 3 |
| 196 | 0110000100 | 000010001000 | 2 010010000000 | 2 010000101000 | 2 101000000000 | 2 101010100000 4 |
| 197 | 0110000101 | 000010001000 | 3 010010000000 | 3 010000101000 | 3 101000000000 | 3 101010100000 5 |
| 198 | 0110000110 | 000010001000 | 4 010010000000 | 4 010000101000 | 4 101000000000 | 4 101001010000 1 |
| 199 | 0110000111 | 000010001000 | 5 010010000000 | 5 010000101000 | 5 101000000000 | 5 101001010000 2 |
| 200 | 0110010000 | 000010000000 | 1 010010000000 | 1 000101000000 | 1 101000000000 | 1 101001000000 3 |
| 201 | 0110010001 | 000010000000 | 2 010010000000 | 2 000101000000 | 2 101000000000 | 2 101001000000 4 |
| 202 | 0110010010 | 000010000000 | 3 010010000000 | 3 000101000000 | 3 101000000000 | 3 101001000000 5 |
| 203 | 0110010011 | 000010000000 | 4 010010000000 | 4 000101000000 | 4 101000000000 | 4 101000000000 1 |
| 204 | 0110010010 | 000010000000 | 5 010010000000 | 5 000101000000 | 5 101000000000 | 5 101000000000 2 |
| 205 | 0110011001 | 000010000000 | 1 010010000000 | 1 010101010000 | 1 101000000000 | 1 101000000000 3 |
| 206 | 0110011010 | 000010000000 | 2 010010000000 | 2 010101010000 | 2 101000000000 | 2 101000000000 4 |
| 207 | 0110011011 | 000010000000 | 3 010010000000 | 3 010101010000 | 3 101000000000 | 3 101000000000 5 |
| 208 | 0110100000 | 000010010000 | 4 010010000000 | 4 010101010000 | 4 101000000000 | 4 100000101000 1 |
| 209 | 0110100001 | 000010010000 | 5 010010000000 | 5 010101010000 | 5 101000000000 | 5 100000101000 2 |
| 210 | 0110100010 | 000010010000 | 1 010010000000 | 1 010100000000 | 1 100000101000 | 1 100000101000 3 |
| 211 | 0110100011 | 000010010000 | 2 010010000000 | 2 010100000000 | 2 100000101000 | 2 100000101000 4 |
| 212 | 0110100100 | 000010010000 | 3 010010000000 | 3 010100000000 | 3 101000000000 | 3 101000000000 5 |
| 213 | 0110100101 | 000010010000 | 4 010010000000 | 4 010100000000 | 4 101000000000 | 4 101000000000 1 |
| 214 | 0110100110 | 000010010000 | 5 010010000000 | 5 010100000000 | 5 101000000000 | 5 101000000000 2 |
| 215 | 0110100111 | 000010010000 | 1 010010000000 | 1 010000100000 | 1 101000000000 | 1 101000000000 3 |
| 216 | 0110100100 | 000010010000 | 2 010010000000 | 2 010000100000 | 2 101000000000 | 2 101000000000 4 |
| 217 | 0110100101 | 000010010000 | 3 010010000000 | 3 010000100000 | 3 101000000000 | 3 101000000000 5 |
| 218 | 0110100110 | 000010010000 | 4 010010000000 | 4 010000100000 | 4 100000000000 | 4 100000000000 1 |
| 219 | 0110100111 | 000010010000 | 5 010010000000 | 5 010000100000 | 5 100000000000 | 5 100000000000 2 |
| 220 | 0110110000 | 000010010000 | 1 010010000000 | 1 010000100000 | 1 100000000000 | 1 100000000000 3 |
| 221 | 0110110001 | 000010010000 | 2 010010000000 | 2 010000100000 | 2 100000000000 | 2 100000000000 4 |
| 222 | 0110110010 | 000010010000 | 3 010010000000 | 3 010000100000 | 3 100000000000 | 3 100000000000 5 |
| 223 | 0110110011 | 000010010000 | 4 010010000000 | 4 010000100000 | 4 101000000000 | 4 101000000000 1 |
| 224 | 0110100000 | 000010010000 | 5 010010000000 | 5 010000100000 | 5 101000000000 | 5 101000000000 2 |
| 225 | 0110000000 | 000010010000 | 1 010000100000 | 1 010000000000 | 1 101000000000 | 1 101000000000 3 |
| 226 | 0110000001 | 000010010000 | 2 010000100000 | 2 010000000000 | 2 101000000000 | 2 101000000000 4 |
| 227 | 0110000010 | 000010010000 | 3 010000100000 | 3 010000000000 | 3 100000000000 | 3 100000000000 5 |
| 228 | 0110000011 | 000010010000 | 4 010000100000 | 4 010000000000 | 4 100000000000 | 4 100000000000 1 |
| 229 | 0110000100 | 000010010000 | 5 010000100000 | 5 010000000000 | 5 100000000000 | 5 100000000000 2 |
| 230 | 0110000101 | 000010010000 | 1 010000000000 | 1 001000000000 | 1 100000000000 | 1 100000000000 3 |
| 231 | 0110000110 | 000010010000 | 2 010000000000 | 2 001000000000 | 2 100000000000 | 2 100000000000 4 |
| 232 | 0110000111 | 000010010000 | 3 010000000000 | 3 001000000000 | 3 100000000000 | 3 100000000000 5 |
| 233 | 0110100000 | 000010010000 | 4 010000000000 | 4 001000000000 | 4 100000000000 | 4 100000000000 1 |
| 234 | 0110100001 | 000010010000 | 5 010000000000 | 5 010000000000 | 5 100000000000 | 5 100000000000 2 |
| 235 | 0110100010 | 000010010000 | 1 010000000000 | 1 010000000000 | 1 100000000000 | 1 100000000000 3 |
| 236 | 0110100011 | 000010010000 | 2 010000000000 | 2 010000000000 | 2 100000000000 | 2 100000000000 4 |
| 237 | 0110101000 | 000010010000 | 3 010000000000 | 3 010000000000 | 3 100000000000 | 3 100000000000 5 |
| 238 | 0110101001 | 000010010000 | 4 010000000000 | 4 010000000000 | 4 100000000000 | 4 100000000000 1 |
| 239 | 0110101010 | 000010010000 | 5 010000000000 | 5 010000000000 | 5 100000000000 | 5 100000000000 2 |
| 240 | 0110101011 | 000010010000 | 1 010000000000 | 1 000100000000 | 1 100000000000 | 1 100000000000 3 |
| 241 | 0110100000 | 000010010000 | 2 010000000000 | 2 000100000000 | 2 100000000000 | 2 100000000000 4 |
| 242 | 0110100001 | 000010010000 | 3 010000000000 | 3 000100000000 | 3 100000000000 | 3 100000000000 5 |
| 243 | 0110100010 | 000010010000 | 4 010000000000 | 4 000100000000 | 4 100000000000 | 4 100000000000 1 |
| 244 | 0110100011 | 000010010000 | 5 010000000000 | 5 000100000000 | 5 100000000000 | 5 100000000000 2 |
| 245 | 0110100100 | 000010010000 | 1 010000000000 | 1 010000000000 | 1 100000000000 | 1 100000000000 3 |
| 246 | 0110100101 | 000010010000 | 2 010000000000 | 2 010000000000 | 2 100000000000 | 2 100000000000 4 |
| 247 | 0110100110 | 000010010000 | 3 010000000000 | 3 010000000000 | 3 100000000000 | 3 100000000000 5 |
| 248 | 0110100111 | 000010010000 | 4 010000000000 | 4 010000000000 | 4 100000000000 | 4 100000000000 1 |
| 249 | 0111110000 | 000010010000 | 5 010000000000 | 5 010000000000 | 5 100000000000 | 5 100000000000 2 |
| 250 | 0111110001 | 000010010000 | 1 010000000000 | 1 010000000000 | 1 100000000000 | 1 100000000000 3 |
| 251 | 0111110010 | 000010010000 | 2 010000000000 | 2 010000000000 | 2 100000000000 | 2 100000000000 4 |
| 252 | 0111110011 | 000010010000 | 3 010000000000 | 3 010000000000 | 3 100000000000 | 3 100000000000 5 |
| 253 | 0111110100 | 000010010000 | 4 010000000000 | 4 010000000000 | 4 100000000000 | 4 100000000000 1 |
| 254 | 0111110101 | 000010010000 | 5 010000000000 | 5 010000000000 | 5 100000000000 | 5 100000000000 2 |
| 255 | 0111110110 | 000010010000 | 1 010000000000 | 1 010000000000 | 1 100000000000 | 1 100000000000 3 |

00707997-110000

7/24

| 320 | Data Bits | Channel bits | state Channel bits | state Channel bits | state Channel bits | state Channel bits | state |
|-----|-----------|--------------|--------------------|--------------------|--------------------|--------------------|-------|
| 321 | 010100000 | 000100010000 | 11001001010000 | 11001001010000 | 11000100100000 | 1100101000000 | 3 |
| 322 | 010100001 | 000100010000 | 20001000100000 | 20001001010000 | 21000010000000 | 2100101000000 | 4 |
| 323 | 010100010 | 000100010000 | 30001000100000 | 30001001000000 | 31000010000000 | 3100101000000 | 5 |
| 324 | 010100011 | 000100010000 | 40001000100000 | 40001001000000 | 41000010000000 | 4100101000000 | 6 |
| 325 | 010100100 | 000100010000 | 50001000100000 | 50001001000000 | 51000010000000 | 5100101000000 | 7 |
| 326 | 010100101 | 000100010000 | 10010001000000 | 10010001000000 | 10000010000000 | 1000101000000 | 8 |
| 327 | 010100102 | 000100010000 | 20010001000000 | 20010001000000 | 21000010000000 | 2100101000000 | 9 |
| 328 | 010100103 | 000100010000 | 30010001000000 | 30010001000000 | 31000010000000 | 3100101000000 | 10 |
| 329 | 010100104 | 000100010000 | 40010001000000 | 40010001000000 | 41000010000000 | 4100101000000 | 11 |
| 330 | 010100105 | 000100010000 | 50010001000000 | 50010001000000 | 51000010000000 | 5100101000000 | 12 |
| 331 | 010100106 | 000100010000 | 10001000100000 | 10001000100000 | 10000010000000 | 1000101000000 | 13 |
| 332 | 010100107 | 000100010000 | 20001000100000 | 20001000100000 | 21000010000000 | 2100101000000 | 14 |
| 333 | 010100108 | 000100010000 | 30001000100000 | 30001000100000 | 31000010000000 | 3100101000000 | 15 |
| 334 | 010100109 | 000100010000 | 40001000100000 | 40001000100000 | 41000010000000 | 4100101000000 | 16 |
| 335 | 010100110 | 000100010000 | 50001000100000 | 50001000100000 | 51000010000000 | 5100101000000 | 17 |
| 336 | 010100111 | 000100010000 | 10001000100000 | 10001000100000 | 10000010000000 | 1000101000000 | 18 |
| 337 | 010100112 | 000100010000 | 20001000100000 | 20001000100000 | 21000010000000 | 2100101000000 | 19 |
| 338 | 010100113 | 000100010000 | 30001000100000 | 30001000100000 | 31000010000000 | 3100101000000 | 20 |
| 339 | 010100114 | 000100010000 | 40001000100000 | 40001000100000 | 41000010000000 | 4100101000000 | 21 |
| 340 | 010100115 | 000100010000 | 50001000100000 | 50001000100000 | 51000010000000 | 5100101000000 | 22 |
| 341 | 010100116 | 000100010000 | 10001000100000 | 10001000100000 | 10000010000000 | 1000101000000 | 23 |
| 342 | 010100117 | 000100010000 | 20001000100000 | 20001000100000 | 21000010000000 | 2100101000000 | 24 |
| 343 | 010100118 | 000100010000 | 30001000100000 | 30001000100000 | 31000010000000 | 3100101000000 | 25 |
| 344 | 010100119 | 000100010000 | 40001000100000 | 40001000100000 | 41000010000000 | 4100101000000 | 26 |
| 345 | 010100120 | 000100010000 | 50001000100000 | 50001000100000 | 51000010000000 | 5100101000000 | 27 |
| 346 | 010100121 | 000100010000 | 10001000100000 | 10001000100000 | 10000010000000 | 1000101000000 | 28 |
| 347 | 010100122 | 000100010000 | 20001000100000 | 20001000100000 | 21000010000000 | 2100101000000 | 29 |
| 348 | 010100123 | 000100010000 | 30001000100000 | 30001000100000 | 31000010000000 | 3100101000000 | 30 |
| 349 | 010100124 | 000100010000 | 40001000100000 | 40001000100000 | 41000010000000 | 4100101000000 | 31 |
| 350 | 010100125 | 000100010000 | 50001000100000 | 50001000100000 | 51000010000000 | 5100101000000 | 32 |
| 351 | 010100126 | 000100010000 | 10001000100000 | 10001000100000 | 10000010000000 | 1000101000000 | 33 |
| 352 | 010100127 | 000100010000 | 20001000100000 | 20001000100000 | 21000010000000 | 2100101000000 | |


FIG. 4H

| data bits | Channel bits | state Channel bits | state Channel bits | state Channel bits | state Channel bits |
|--------------|--------------|--------------------|--------------------|--------------------|--------------------|
| 448 11100000 | 000010001001 | 3 0010001010101 | 3 0100100000010 | 3 1000100000010 | 3 1010001010101 |
| 449 11100001 | 000010001001 | 1 0001000000001 | 1 0001000000001 | 1 0001000000001 | 1 1001000010101 |
| 450 11100010 | 000010001000 | 2 0010010000001 | 2 0100100000100 | 2 1000100000100 | 2 1010001010101 |
| 451 11100011 | 000010001000 | 3 0010010000001 | 3 0100100000100 | 3 1000100000100 | 3 1010100000001 |
| 452 11100100 | 000010001010 | 1 0010010000101 | 1 0100100010001 | 1 1000100010001 | 1 1010010000001 |
| 453 11100101 | 000010001010 | 2 0010010000101 | 2 0100100010001 | 2 1000100010001 | 2 1010010010001 |
| 454 11100110 | 000010001010 | 3 0010010000101 | 3 0100100010001 | 3 1000100010001 | 3 1010010010001 |
| 455 11100111 | 000010001000 | 1 0010010000101 | 1 0100100010101 | 1 1000100010101 | 1 1010010000101 |
| 456 11100100 | 000010000001 | 2 0010010000101 | 2 0100100010101 | 2 1000100010101 | 2 1010010000101 |
| 457 11100101 | 000010000001 | 3 0010010000101 | 3 0100100010101 | 3 1000100010101 | 3 1010010000101 |
| 458 11100110 | 000010001001 | 1 0010010000101 | 1 0100100010001 | 1 1000100010001 | 1 1010010000101 |
| 459 11100111 | 000010001001 | 2 0010010000101 | 2 0100100010001 | 2 1000100010001 | 2 1010010000101 |
| 460 11100100 | 000010001001 | 3 0010010000101 | 3 0100100010001 | 3 1000100010001 | 3 1010010000101 |
| 461 11100101 | 000010001001 | 1 0010010000101 | 1 0100100010101 | 1 1000100010101 | 1 1010010000101 |
| 462 11100110 | 000010001001 | 2 0010010000101 | 2 0100100010101 | 2 1000100010101 | 2 1010010000101 |
| 463 11100111 | 000010001001 | 3 0010010000101 | 3 0100100010101 | 3 1000100010101 | 3 1010010000101 |
| 464 11101000 | 000010000001 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 465 11101001 | 000010000001 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 466 11101010 | 000010000001 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 467 11101011 | 000010000001 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 468 11101010 | 000010000001 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 469 11101011 | 000010000001 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 470 11101100 | 000010000001 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 471 11101101 | 000010000001 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 472 11101100 | 000010000001 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 473 11101101 | 000010000001 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 474 11101110 | 000010000001 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 475 11101111 | 000010000001 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 476 11101100 | 000010001010 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 477 11101101 | 000010001010 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 478 11101110 | 000010001010 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 479 11101111 | 000010000001 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 480 11100000 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 481 11100001 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 482 11100010 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 483 11100011 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 484 11100100 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 485 11100101 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 486 11100110 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 487 11100111 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 488 11100100 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 489 11100101 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 490 11100110 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 491 11100111 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 492 11101000 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 493 11101001 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 494 11101010 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 495 11101011 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 496 11101100 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 497 11101101 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 498 11101110 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 499 11101111 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 500 11101000 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 501 11101001 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 502 11101010 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 503 11101011 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 504 11101100 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 505 11101101 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 506 11101110 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 507 11101111 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 508 11110000 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |
| 509 11110001 | 000100000000 | 1 0010010000001 | 1 0100100010101 | 1 1000100010101 | 1 1010010000001 |
| 510 11110010 | 000100000000 | 2 0010010000001 | 2 0100100010101 | 2 1000100010101 | 2 1010010000001 |
| 511 11110011 | 000100000000 | 3 0010010000001 | 3 0100100010101 | 3 1000100010101 | 3 1010010000001 |

10/24
FIG. 5

| INFORMATION WORDS (DECIMAL NOTATION) | STATE | CODE WORDS | NEXT STATE |
|---|-------|---------------|------------|
| 000000001 (1) | S1 | 000000000100 | S2 |
| 000000011 (3) | S2 | 0001010001010 | S4 |
| 000000101 (5) | S4 | 0101001001001 | S1 |
| 000001100 (12) | S1 | 0000000001010 | S3 |
| 000010011 (19) | S3 | 0101000010100 | S5 |

FIG. 6



11/24

FIG. 7





FIG. 8



12/24
FIG. 9




FIG. 10




FIG. 11




FIG. 12

| SUBGROUP | 1st KIND | | | | | | | | | | | | 2nd KIND | | | | | | | | | | | | |
|----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| | STATE 1 | STATE 2 | STATE 3 | STATE 4 | STATE 5 | STATE 6 | STATE 7 | STATE 8 | STATE 9 | STATE 10 | STATE 11 | STATE 12 | STATE 13 | STATE 14 | STATE 15 | STATE 16 | STATE 17 | STATE 18 | STATE 19 | STATE 20 | STATE 21 | STATE 22 | STATE 23 | STATE 24 | |
| E00 | 24 | 32 | 32 | 32 | 32 | 24 | 32 | 20 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E01 | 25 | 12 | 12 | 12 | 12 | 25 | 12 | 33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 24 | 24 | 24 | 32 | 39 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| E11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 25 | 25 | 25 | 12 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

FIG. 13A

[illegible]

FIG. 14

| SUBGROUP | 1st KIND | | | | | 2nd KIND | | | | | | | |
|----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|-------------|-------------|-------------|-------------|
| | STATE 1 | STATE 2 | STATE 3 | STATE 4 | STATE 5 | STATE 6 | STATE 7 | STATE 8 | STATE 9 | STATE 10 | STATE 11 | STATE 12 | STATE 13 |
| E00 | 114 | 114 | 114 | 114 | 113 | 113 | 114 | 114 | 0 | 0 | 0 | 0 | 0 |
| E01 | 71 | 71 | 71 | 71 | 72 | 72 | 71 | 71 | 0 | 0 | 0 | 0 | 0 |
| E10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 112 | 113 | 112 | 112 | 112 |
| E11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 75 | 74 | 75 | 75 | 75 |

FIG. 15A

[illegible]

21/24

FIG. 16

| SUBGROUP | 1st KIND | | | 2nd KIND | |
|----------|----------|---------|---------|----------|---------|
| | STATE 1 | STATE 2 | STATE 3 | STATE 4 | STATE 5 |
| E00 | 1176 | 1176 | 1176 | 0 | 0 |
| E01 | 771 | 771 | 771 | 0 | 0 |
| E10 | 0 | 0 | 0 | 1169 | 1169 |
| E11 | 0 | 0 | 0 | 782 | 782 |

000011-21620260

BOOK REVIEW

PLEASE NOTE
I MUST
COMPLETE THE
FOLLOWING

Attorney Docket No. 630-1167P

BIRCH, STEWART, KOLASCH & BIRCH, LLP

P.O. Box 747 • Falls Church, Virginia 22040-0747
Telephone: (703) 205-8000 • Facsimile: (703) 205-8000

**COMBINED DECLARATION AND POWER OF ATTORNEY
FOR PATENT AND DESIGN APPLICATIONS**

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one inventor is named below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

or Title:

METHOD AND APPARATUS FOR CODING INFORMATION, METHOD AND APPARATUS FOR DECODING INFORMATION,
METHOD OF FABRICATING A RECORDING MEDIUM, THE RECORDING MEDIUM AND MODULATED SIGNAL.

in Appropriate
emission -
Use Without
ification
ched:

the specification of which is attached hereto. If not attached hereto,

the specification was filed on _____ as
United States Application Number _____
and amended on _____ (if applicable) and/or
the specification was filed on _____ as PCT
International Application Number _____; and was
amended under PCT Article 19 on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I do not know and do not believe the same was ever known or used in the United States of America before any or our invention thereof, or patented or described in any printed publication in any country before any or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representative or assigns more than twelve months (six months for designs) prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows:

I hereby claim foreign priority benefits under Title 35, United States Code, §119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

| | | | | |
|------------------------|------------------|---|---|-----------------------------|
| 99203739.0 (Number) | EPO (Country) | November 11, 1999 (Month/Day/Year Filed) | <input checked="" type="checkbox"/> Yes | <input type="checkbox"/> No |
| (Number) | (Country) | (Month/Day/Year Filed) | <input type="checkbox"/> Yes | <input type="checkbox"/> No |
| (Number) | (Country) | (Month/Day/Year Filed) | <input type="checkbox"/> Yes | <input type="checkbox"/> No |
| (Number) | (Country) | (Month/Day/Year Filed) | <input type="checkbox"/> Yes | <input type="checkbox"/> No |

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below.

or Provisional
lication(s):
ny)

| | |
|----------------------|---------------|
| (Application Number) | (Filing Date) |
| (Application Number) | (Filing Date) |

All Foreign Applications, if any, for any Patent or Inventor's Certificate Filed More than 12 Months (6 Months for Designs) Prior to the Filing Date of This Application:

| Country | Application Number | Date of Filing (Month/Day/Year) |
|---------|--------------------|---------------------------------|
|---------|--------------------|---------------------------------|

or Requested
emission:
ppropriate)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States and/or PCT application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States and/or PCT application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to the patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

or Prior U.S.
lication(s):
ny)

| | | |
|----------------------|---------------|---|
| (Application Number) | (Filing Date) | (Status - patented, pending, abandoned) |
| (Application Number) | (Filing Date) | (Status - patented, pending, abandoned) |

I hereby appoint the following attorneys to prosecute this application and/or an international application based on this application and to transact all business in the Patent and Trademark Office connected therewith and in connection with the resulting patent based on instructions received from the entity who first sent the application papers to the attorneys identified below, unless the inventor(s) or assignee provides said attorney's with a written notice to the contrary:

Raymond C. Stewart
Joseph A. Kolasch
Bernard L. Sweeney
Charles Corestein
Leonard R. Svenson
Andrew D. Meikle
Joe McKinney Murry
John W. Bailey
Gary D. Yacura

(Reg. No. 21,066)
(Reg. No. 22,463)
(Reg. No. 24,448)
(Reg. No. 29,271)
(Reg. No. 30,330)
(Reg. No. 32,868)
(Reg. No. 32,334)
(Reg. No. 32,881)
(Reg. No. 35,416)

Terrell C. Birch
James M. Slattery
Michael K. Mutter
Gerald M. Murphy, Jr.
Terry L. Clark
Marc S. Wainer
Donald J. Daley
John A. Castellano

(Reg. No. 19,382)
(Reg. No. 28,580)
(Reg. No. 29,680)
(Reg. No. 28,977)
(Reg. No. 32,644)
(Reg. No. 32,181)
(Reg. No. 34,313)
(Reg. No. 35,094)

Send Correspondence to:

BIRCH, STEWART, KOLASCH & BIRCH, LLP
P.O. Box 747 • Falls Church, Virginia 22040-0747
Telephone: (703) 205-8000 • Facsimile: (703) 205-8050

or Customer No. 2292

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

| | | |
|---|--|----------------------|
| GIVEN NAME/FAMILY NAME Kees A. Schouhamer Immink | INVENTOR'S SIGNATURE <i>Kees A. Schouhamer Immink</i> | DATE* Nov 3, 2000 |
| Residence (City, State & Country) 15 W. Alexander laan, 5664 AN Geldrop, Netherlands | CITIZENSHIP Netherlands | |
| MAILING ADDRESS (Complete Street Address including City, State & Country) 15 W. Alexander laan, 5664 AN Geldrop, Netherlands | | |
| GIVEN NAME/FAMILY NAME | INVENTOR'S SIGNATURE | DATE* |
| Residence (City, State & Country) | CITIZENSHIP | |
| MAILING ADDRESS (Complete Street Address including City, State & Country) | | |
| GIVEN NAME/FAMILY NAME | INVENTOR'S SIGNATURE | DATE* |
| Residence (City, State & Country) | CITIZENSHIP | |
| MAILING ADDRESS (Complete Street Address including City, State & Country) | | |
| GIVEN NAME/FAMILY NAME | INVENTOR'S SIGNATURE | DATE* |
| Residence (City, State & Country) | CITIZENSHIP | |
| MAILING ADDRESS (Complete Street Address including City, State & Country) | | |

*DATE OF SIGNATURE

EASE NOTE

YOU MUST

COMPLETE

THE

FOLLOWING:

1. If there is more than one inventor, all inventors must sign this statement.

2. If there is more than one inventor, all inventors must sign this statement.

3. If there is more than one inventor, all inventors must sign this statement.

4. If there is more than one inventor, all inventors must sign this statement.

5. If there is more than one inventor, all inventors must sign this statement.

6. If there is more than one inventor, all inventors must sign this statement.

7. If there is more than one inventor, all inventors must sign this statement.

8. If there is more than one inventor, all inventors must sign this statement.

9. If there is more than one inventor, all inventors must sign this statement.

10. If there is more than one inventor, all inventors must sign this statement.

11. If there is more than one inventor, all inventors must sign this statement.

12. If there is more than one inventor, all inventors must sign this statement.

13. If there is more than one inventor, all inventors must sign this statement.

14. If there is more than one inventor, all inventors must sign this statement.

15. If there is more than one inventor, all inventors must sign this statement.

16. If there is more than one inventor, all inventors must sign this statement.

17. If there is more than one inventor, all inventors must sign this statement.

18. If there is more than one inventor, all inventors must sign this statement.

19. If there is more than one inventor, all inventors must sign this statement.

20. If there is more than one inventor, all inventors must sign this statement.

21. If there is more than one inventor, all inventors must sign this statement.

22. If there is more than one inventor, all inventors must sign this statement.

23. If there is more than one inventor, all inventors must sign this statement.

24. If there is more than one inventor, all inventors must sign this statement.

25. If there is more than one inventor, all inventors must sign this statement.

26. If there is more than one inventor, all inventors must sign this statement.

27. If there is more than one inventor, all inventors must sign this statement.

28. If there is more than one inventor, all inventors must sign this statement.

29. If there is more than one inventor, all inventors must sign this statement.

30. If there is more than one inventor, all inventors must sign this statement.

31. If there is more than one inventor, all inventors must sign this statement.

32. If there is more than one inventor, all inventors must sign this statement.

33. If there is more than one inventor, all inventors must sign this statement.

34. If there is more than one inventor, all inventors must sign this statement.

35. If there is more than one inventor, all inventors must sign this statement.

36. If there is more than one inventor, all inventors must sign this statement.

37. If there is more than one inventor, all inventors must sign this statement.

38. If there is more than one inventor, all inventors must sign this statement.

39. If there is more than one inventor, all inventors must sign this statement.

40. If there is more than one inventor, all inventors must sign this statement.

41. If there is more than one inventor, all inventors must sign this statement.

42. If there is more than one inventor, all inventors must sign this statement.

43. If there is more than one inventor, all inventors must sign this statement.

44. If there is more than one inventor, all inventors must sign this statement.

45. If there is more than one inventor, all inventors must sign this statement.

46. If there is more than one inventor, all inventors must sign this statement.

47. If there is more than one inventor, all inventors must sign this statement.

48. If there is more than one inventor, all inventors must sign this statement.

49. If there is more than one inventor, all inventors must sign this statement.

50. If there is more than one inventor, all inventors must sign this statement.

51. If there is more than one inventor, all inventors must sign this statement.

52. If there is more than one inventor, all inventors must sign this statement.